This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):



BLACK BORDERS

- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- (•) BLACK OR VERY BLACK AND WHITE DARK PHOTOS
 - GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

m公開特許公報 (A)

特開平8-1250 (())公帐日 年底を任(1996) SA17日

(\$1) lat Cl. *

互別記号 作内复理器号

FI

在的表示包括

HOIL 23/12

23/28 A 6921-4E

HOIL 23/12

智慧显示 东京文 珍求项の数4 FD (全7页)

(11)出血多年

AM#6-284536

(11) 比重日

(71) 出版人 000002897

大名本的副员式会社

复数医新维医尔罗加里町一丁目1 第1号

[71] 孔明者 八木 彩

京京区新存区市省区文约—丁目1819

大日本印刷器区土世界

(71)兒明年 森田 证券

医双位断定区市省加强町一丁目181号


大日本即副的区会社内


(74)代智人 牙草士 小苔 炸员

(54) [見明の名称] 推理制止型車等は基金とそれに用いられるリードフレーム、及び推算計止型率等は集業者の製造方法 (\$7) [复约]

収益化が求められている中、半温益素をスパッケージサイ に無料であった支なる多ピン化を実装した放放針止型単

【状態】・中部体景子の菓子製の質に、中等体象子の雑 子と電気的に関係するための内部展子部と、中国体表子 の種子供の個へ巨交して外部へと向く外部登場への住民 のための外部種で書と、奈兄内部電子部と外部電子部と を選起する住職リード部とも一体とした社会のリード部 とを、延急性質料度を介して、簡単して収けており、点 つ。御路高低年への実験のための年田からなる外部電艦 を創記社会の名り一ドの方法は子郎に連貫させ、少なく とも何心を思からなう方式で変の一葉に気息器より方式 に異出させて並けている。





【以下はふらん世】

。 (技术准1) 一年水化太子の女子外の正に「中華化太子 の電子と写真的に結果できたのの内閣以子社で、主義化 女子の双子れの正へ正文してた此へと向くたまで其への 住民のための外部電子部と、心記内が電子製と外替業子 越とを連絡する状況リード応とを一体としたリード型を 在公司、地はは早初度を介して、他なしてなけており。 ・且つ、回見基底等への実装のためり半年からなる方面な 種を利花は盆のをリードの外別は子部に延ねさせ、少な くとも的記年田からなられれる底の一葉は単質製より外 10 銀に肩出させて近けていることを外たとする単作り止型 非误称公寓。

【建本理2】 ・ は本項」において、半点弁束子の双子は 半線体を子の以子匠の一丸の辺の様中心製料上にそって 配置されており、リードがは江立のは子を乗りように対 内しのな一対の辺にないかけられていることを共用とす 多田村村北型中运体员区。

【は沈珠3】 年年は年子のロテと電気的にひまてるた めの内部双子部と、外部区別と世界でるための外別双子 部と、武紀四位電子部との意味子配とも連びてる作品リー10 ード部とを一体とし、3万式な子針を、正式リードがも 介して、リードフレームをから区交する一方向側に交出 をせ、対向し先は原用士で連ね起そ介しては其下ろっ対 り内部電子包をなせなけており、立つ、されをマチ里の 今朝で、 は沢リード郎と並なし、一年として全年を兵庁 『る外に包を立けていることを共正とするリードフレー

【森水塚4】 半選体集子の菓子飲の節に、半選女業子 1億子と電気的に延続するための内包は子似と、半級な 子の弟子術の節へ甚交してか祭へと向くが配定祭への 38 現のための外世界下部と、北京内部建于製と外部選子 とモ型結するほぼリード部とモー作とした存在のリー 鮮とモ、姶林在着おおモのして、在者してなけてお . 旦つ. 回路基を与への実界のためのキ田からならか 竜萑を収記放散のちリードの外配は子郎に連絡をせ、 なくとも母記平田からなるの無意味の一種は複算部と 外部に高出させてなけている複な針止型平温を基置の **急万益であって、少なくとも、(人)エッチングDII** で、単年体表子の粒子と元気的にお菓子もための内容 予部と、外部回路と推展するための外部展子書と、以 (1) テから多ピン化に対しても経界が見えてきた。 7部銀子部と介容は午的とを直接する世界リード的と 一体とし、双外部に子似を、作成リードのモ介して、 - ドフレーム面から反文する一万匹町に京出させ、ガ - 先輩部間土で選及便を介して世間する一分の内閣は 「毛柱反応けており、且つ、もの意思子説のの例で、 :リード蘇と躍然し、一年として全年を存在る力や 及けているリードフレームモルロナる工せ、(B) (リードフレームの外型粒子部鉄でない面(草匠)に : 好を設け、打ちはき金型により、打肉でも内質電子

けられた地界代とそれちはも、リートフレームのだちり かれた意分がエピロタテの第三部にくるようにして、氏 足界毎月もかして、リートフレーム2mをエおはまでへ 万七十ろ工位。 (C) リードフレームのわねれを含む不 星の爪分を打ちはもま型によりの飲料ニてるこせ、

(D) 年書は至子の草子部と、切断されて、ギロ以至子 へ信仰された内閣は子説の先輩就ともワイナポンディン グしたほに、推理によりが区共デ制圧のみもか気に真出 コップやほそお止てる工程。(E) むだがれになかした 万皇君子以佐に半田からなるの武司塔もはおてる工程。 ともないことを中国とても呼ばれた数を見なるのだの BE.

【見明の打起な広帆】

[0001]

【産業上の利用分針】本民味は、牛連ルを子を存むする 御祭封止型の半点な名位(ブラステックパッケージ)に 親し、共に、天皇を広も向上でで、立つ、ダビン化にガ 応できる半進は最高とその料理方法に成てる。

100021

【花葉のは前】近年、半課女民書は、本典技化、小型化 住所の進歩と電子推製の条件軟化と発揮を小化の傾向 (角灰) から、LSIのASICに代表されるように、 ま丁葉丁素素核化、本質核化になってきている。これに 見い。リードフレームを思いた対止型のキョルスなブラー ステックパッケージにおいても、その食丸のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.・CFREE) のような意味実装型のパッケージモ 程で、TSOP (Tin Small Outline Package) のは気による可型化モ王4としたパ ッケージの小型化へ、さらにはパッケージ内側の3次元 化によるチップな的効率用上を目的としたLOC(Le ad On Chip) の状語へと弦感してせた。しか し、蘇蘇対止型単端体制度パッケージには、深無性化、 黒田美化とともに、更に一度のダビン化、異型化、小型 たが求めらており、上記复乗のパッケージにおいても? ップが無無分のリードの引き回しがあるため、パッナー ジの小型化に無界が見えてきた。また、TSOP4の小

100001

【見明が解決しようとする無難】上記のように、異なる 部質針止型半点弁算度の高無線化、非接線化が求められ ており、飲食対止型年級数量パッケージの一度の多ピ ン化、母型化、小型化が求められている。ま見明は、こ のような状況のもと、単端存在量パッケージサイズにお けるテップのさますモ上げ、中語は草屋の小型化にガル させ、田英昌低への大泉高度を低化てきる。形ち、田井 士を放棄する遺紀型と江道森里に対応する位置に立() 申请用単位を投票しようとするものである。また、声称

タパッケージにおいては、リードの引き回し、ピンピッ

には息のでSOPEの小型パッケージに困難であった更 なる多ピン化を実現しようとてろしのである。

1

100041

【は越モが灰丁るための年段】本見味の単厚針止災する A 禁風は、年高は菓子の粒子側の面に、半高は菓子の油 子と写真的に発展するための内閣様子部と、平線は菓子 の双子町の面へ在交して外型へと向く外型巨路への発展 のための外別は子科と、京紀内製菓子館と外別電子駅と モ産等する技式リード部とモー体とした社会のリード的 とで、乾燥は暑れ度を介して、世界して広けており、良 つ。回答基係与への実立のための半田からなる方式を抵 モ町以及女の各リードの力量単子単に連ねさせ、少なく とも氏記を田からなるの無電器の一部は保存数よりの数 に昇出させて立けていることを共和とするものである。 商。上紀において、内容電子器と外型電子部とを一体と したなまのリード部の配列を中華なま子の菓子製御上に 二次元的に配列し、力が発展机モキ出ポールにてだれて SCEELDBOA (Ball Cric Arra ソ) タイプの形な対比型半端は基準とすることもでき、

【0005】そして、上足において、半森は象子の菓子 は半端体表子の親子節の一共の辺の耳中心を禁上にそっ て配位されており、リード似は世史の粒子を決むように 対用しお記一分の辺に沿いなけられていることを共産と するものである。また、ま食味のリードフレームは、飲 取針止収半導体以世界のリードフレームであって、平耳 体菓子の菓子と電気的に基準するための内包電子似と、 介部国籍と世紀するための外官を子思と、彩記内閣を子 部と外部属子部とそでは下るな故リード群とモー体と し、以れ以及子弟モ、は叙り一ド部モ介して、リードフ 30 シーム面から並又する一方向気に交出させ、対向し先輩。 製房士で連載部を介して世式する一対の内が総子属を及 放松けており、点つ、ちの寒電子部の外側で、江戸リー ド部と連絡し、一体として全体を保持する方の部を設け ていることを共ほとするものである。 皮、上足リードフ レームにおいて、内部電子部と力を電子部とそれを基材 丁るほぼリード 事とモー体とした最みを放散リードフレ 一ム部に二次元的に紀天十るしておよすることにより8 GA (Ball Crid Array) 9470EB <u>対止数単端体型産品のリードフレームとすることもでき、(4) 思からなる方式電極器を単田ボールとし、二次元的には</u> 8.

【0006】本党明の旅口打止数半年年以降の製造方法 は、中部体盤子の粒子側の間に、中部体象子の粒子とな 気的に無調するための内部総子部と、年間保護子の能子 朝の聞へ在交して外部へと向く外が意味へのは成のため の外部位子部と、以及内部基子部と外部位子部とモ連は する後属リード部とモールとした発表のリード部とも、 絶異技者料理を介して、数をして合けており、立つ、途 発品質等への実宝のための平田からなられば覚証を収定 双数のちリードのガロは子供にガロフャ ルハインナル 10

足す色からなる方質で長の一番は単粒はよっておくねと させて低けている配及自止なる中央の民間の経済方はでき つて、少なくとも、(A)ニッチングルエにで、 4 歳 4 タテのメチとなぶりにははてるための内部電子 詳と、力 部四等と発現するための外に発子部と、 和紀内部放子型 とれれは子妃とを選びてる方だりード記とを一年とし、 なが針双子郎を、DRリード就を介して、 リード フレー ム都から正文でろー方向的に兵出させ、万向し先輩は高 士で登り舞を介しては尺でる一月の内は双子のもおかな けており、立つ、るれば泉子世の九畝で、はパリートの と産品し、一体として全体を体所する力や限を立けてい るリードフレームモか与てる工程。(3) お花リードフ レームの介配は子説例でない最(左回)に始急なそれ け、打ちはを金型により、対向する内蔵総子部開出モ及 数する差な家と益蓮は意に対応する位置に設けられた地 一九と七月ちはせ、リードフレームの打ち以かれた配分 が今ははま子の電子包にくるようにして、収記は単りを 介して、リードフレーム全体モキ諸体エテベ原数でお工 '種。(C)リードフレームの5や貫を含む不要の低分を 18 打ち世を全型により切断終去する工程。 (D) 平域体質 子の滝子氏と、切断されて、半路は黒子へは氣された内 延載子型の元章部とモワイヤボンデイングした後に、 例 ほによりが思想子思密のみそが思に意比させて全体を封 止する工程。(E)取記がおに貫出したが記録子製品に 半日からなる外部発展を作りてる工程。とそさりことを 何なと下るしのである。

[0007]

【作用】士兄時の在兵列止気を選件を置は、上記のよう な状態に下ることにより、半年は久世パッケージサイズ におけるチップのさず耳を上げ、中華は名便の小型化に 対応できるものとしている。から、半年弁女屋の田井高 成への食品を放を低減し、田気省並への食品を皮の肉上 モ可能としている。 打しくは、 内部総子派。 外部総子部 とそ一件とした江戸のワード食も半年年二子左に必縁後 らっぱせ分して無定し、お記が黒着子部に半回からなる 外部電気がも遅起させていることより、名伝の小型化モ 量成している。そして、上記4世からなる外盤を圧撃 を、卓線体は子面に以不行な事で二大元的に記れてるこ とにより、中央会会会の多ピン化を可能としている。中 外型電車がも配列した場合にはBC人ナイブとなり、平 福井豊富のタビン化にも対応できる。また、上記におい -て、辛基体の子の囃子が申请は女子の囃子部の一対の辺 の時中心部界上にそって記載され、リード部は複数の無 子を挟むように対向しれ足一分の辺に思い及けられてお り、概念な根準とし、意思性に誰した映流としている。 本党界のリードフレームは、上足のような鉄点にするこ とにより、上記無数別止型単数数量の配送を可能とす るものであるが、過まのリードフレームと異様のエッチ

とがてもる。二月時の世界下止気を占は出立の転化方法・ は、上記リードフレームを思いて、リートフレームの力 意識子製剤でない面(糸匠)に見及びを広げ、打ちはも 企製により、 方向する内部は子配内士を展展する選及数 とは連絡駅に対応する日本に立けられた光が4とを打ち はき、リードフレームの爪ちはかれた私分が平温は菓子 の最テ郎にくるようにして、野紀は草材も介して、リー ドフレーム全はモキエはエチへ信載し、リードフレーム の外や肌を含む不多の足分を打ちはも必要により切断的 去でることにより、内部マテとカロロテモーはとしたは みを多なすれなのご上になどした。で見味の、すばはま 長の小型化が可数な、且つ、多ピン化が可能な影響打止 似半導化は区の作品を可能としている。

[0008] 【実施例】本見明の単位別止型半級な名を立の実施例を以 下、日にそって双勢する。日1(1)は工具を外数な対 止型キモに表生の紙を買は区であり、BL(b)は食品 の意味をである。「日)中、100に無料別止量半年は以 在。101は中では二子、102はリード点、102A 信内型双子型。102日信办票或子型、102C信息数 10 リード部、101人に双子房 (パッドSI) . 103ほフ イヤ、104は蛇丘江町村、105は田江県、106は 半田(ベースト)からなるのなち氏である。 士女婦外閣 森封止型半導体整度は、最近でるリードフレームを用い たもので、内部総子紙102人、力型電子製102日を 一体としたし干型のリード配」02を多数するはまで1 01上に必須性型は10くそ介して存成し、息つ、方部 粒子製102日先にサ田からなるガダ電話を配収取10 5 よりが似へ突出させて立けた。パッケージを住が料料 選供を長の節性に特当する形理対止型を選択と選であ り。国発品版へ広載される森には、平田(ベースト)を 度解、電化して、外型電子兵1028が外軍医算と党気 的比较级发力者。本实指例的证别中最中国中国证明、包 1 (b) に示すように、半点なま子)01の粒子製 (パ ッド駅)101人は年音は菓子の中心はしはそろれ向し て2回づつ。中心無しに似って必要をれており、リード 第1020、円が成子部102人が月記載子部(パッド 私) に狙った位置に半年は京子(0)の面の外側に中心 日を飲み対内するように配置されている。カビボデジ! O 2 章は内部電子数102人から住民リード部102C (G ドフレーレをほう00の無面に感光性のレジスト301 を介して離れて意味し、ほぼ中華なま子の飲料までに見 した位置で半点化エテ面に位欠する方向に、原展リード 1020かし干に食がり、お食は子思1028はその先 1に位置し、半年年至子の節に平方な匠方向で一次元的 こ配列をしている。から、や心はしも飲みで刃のかが飛 -舞102日の配列を設けている。そして、8カ公以子 1に連絡させ、平田(ペースト)からなるガゴ尼E10 ・そ問題出105よりが以に点出させて思けている。

1. 絶無理権料 104としては、100mm年のポリイ

*:::.

と生) も思いたが、心には、シリコンズルボリイミドリ TA)715(巨まペークライトは式を以)や単硬化型 月节见HC52C0(巴川尔尼斯式会社及型) 不形形理 げられる。上応末を外では、 4 田ペーストからなる外部 **幸任であるが、この気分は半色ボールに代えてしまい。** 日、本文先的権限11止気率は作品目は、上記のように、 パッケージをなが外半点件品度の低性に投資する。心は 的に小型化されたパッケージであるが、食み方向につい ても、私1、 0mmm以下にすることができ、展型も向 私にほれてもろしのである。 本来 発気においてはれ 私を 長まも、4点は多子の立子群(パッド質)に沿いて外に 配列したが、中選体象子の電子の位在を二次元的に配位 し、六里単子記と外部単子似との一体となった見みを注 な。本語の菓子の菓子を制に二次元的に配表して存成す ることにより、中国は黒子の、一種の多ピン化に十分対 だてせる.

【0009】 広いて、本見男のリードフレームの玄奘帆 を思げ、Bにもとづいて表明でる。 本実品外リードフレ 一ムは、上尺大粒鉄を選択な歴に思いられたものであ る。B2は実真質リードフレームの卒産配を示すしの で、即2中、200はリードフレーム、201は内部は 子祭。202は外部電子型、203は住款リード群、2 0.4は盆は多。205は力な多である。リードフレーム は428束(Ni42%のFc8乗)からなり、リード フレームのなさは、内部は千部のある程内部での、 0.5 mm。力量粒子型のある厚果型で O. 2mmである。内 製菓子屋の対向する先輩を民士を連続する道具部205 も吊角(0、05mmឆ)に形成されており、ほ近する 本事件以正もか似する誰の打ちはき会型にて打ちはきし 裏い鉄路となっている。本実現例では外部電子第202 は九伏であるが、これに星光はされない。また、リード フレームタリとして428全モ県いたがこれに足丈され ない。似る含までも良い。

【0010】 次に、上記実際鉄リードフレームの製造方 なものも思いて尽量に放抗する。都々は本実異れリード フレームを製造した工程を示したものである。先で、 2 色金(N 1 4 2 ×のF e 色金)からなる。厚まり、 2 のかのリードフレーム無何300を印象し、私の以前を 放為年を行いれての片の歌した(歌え(*)) 仕、リー モ虫ポレ、収益した。 (四3 (6))。

よいで、リードフレーム無は300の無圧から所定のパ グーンなも無いてレジストの所足の訳分のみに蘇北モ庁 った後、家母を登し、レジストパターン301人もお式 した。 (四3 (c))

典レジストとてしは東京応応等式会社転のキガ製技状レ ジスト (PMERレジスト) も世界した。次いで、レジ ストパターン301人を創取制は歌として、57°C. ド系の熱可型性所を取出M 1 2 2 C (B立た瓜は豆豆 10 以 3 D D の異反からスプレイエッテングして、力力をは

の三正区が区でに示されるリートフレームをはなした (B3 (c)). E2 (b) OB. E2OA1-A2C おける形在区である。このは、レジストを水皿したは、 此序処理を詳したは、 原文の世界(内部収予針分を含む 毎年)のみに金メッキを見を行った。(配3(c)) 南、上記リードフレームの製造工程においては、図2 (b)に示すように、なた部とは皮部も形成するため、 力 配帯下形成 正断からのエッテング (火台) を多く行 い、反対反射からは少なのにエッチング(女社)を行っ た。また、たメッキに代え、併メッキやパラジウムメットは キでも合い。上記のリードフレームの口込方及は、1ヶ の牛峰は気圧を攻撃するために必要なリードフレーム! グの製造方法であるが、油米は生産性の色から、リード フレーム単れモエッテング加工する様。四2にポナリー ドフレームを複数層節付けした状態で作製し、上記の工 理を行う。この場合は、回でに示すが幹載205の一郎 に連絡する枠群(包示していない) モリードフレームの が 何に立けて 花りけせせとする。

【0011】次に、上記のようにして作型されたリードフレームを無いた。本見帆の指揮対止型半進体を建の製 18 通方法の実施例を配にそって放射する。図4は、本実施例形類対止型半進体学業の製造工程を示すものである。図3に示すようにして作取されたリードフレーム400の外部電子部402形成節(芸術)とお向する意思に、ポリゴミド系無硬化型の発量性管材(チープ)401(日立化成株式を社製、HM122C)を、400°C。6Ke/m°で1、0秒息圧をして貼りつけた(図4(a))。この状態の平面回を図5に示す。この状態の平面回を図5に示す。この状態の平面回を図5に示す。この状態の平面回を図5に示す。この状態の平面回を図5に示す。この状態の平面の形式では、2010年の部分の発性性管材(チープ)401とそ月5ほいた。(図4(c))

次いで、5月75423よび圧着用を型406人、4060元で、5月15423よび圧着用を型406人。4060元間の配分を切り起す(即4(d))と時間に、延伸性をは404を介して申降終年407上にリード部408の原圧者を持った。(即4(e))

間。この個名(d)に示す。技技リードと基础してリードフレーム会体を支えているのを204を含む不質の個分を切り難しは、展覧が止した様に行っても良い。こ (6 の場合には、選末の年度リードフレームを用いたOFPパッケージ等のようにデムバー (8 示していない) モニ けると良い。リードは410年年日11~年底 リードは410年日 100円回尾子410人とを提供的には関した。(84(1)) その後、所定の会型を無い、エボキシボの管理415でリード解410の外側は子解4108の分を成出させて、全体を対止した。(84(2)) ここでは、毎月の全型(8示していない) モボルクの

死之の節(外部は子部)を見しぎ取り止てされば、ミイ しもを望は必要としない。次いで、耳止されている方式 以子郎410日上に半年ベーストをスクリーン印制によ り無不し、半田(ベースト)からなる方式発展416を 作型し、本見頃の解除分入止型半点体状度を作覧した。 (四4(n))

品。年田からなる方型を様々16の作品は、スクリーン 印製に建定されるものではなく、リフローまたはポッテ イング等でも、回路差距と半端は名ぼとの形式にど見な 果の半田が構られれば良い。

[0012]

【発明の必果】本発明は、上記のように、更なる劉紹介 止型本語共製器の基集性化。其無疑化が本められる状況 のしと、申請体製器の小型化に対応させ、回知基 版への実際部を長板できる。如ち、回知基底への実際 を成まれてきる。如ち、回知基底へ可以表 を広も向上させることができる連体基準の技術を引起さ したものであり、広崎に従来のTSOP等の小型パッケ 一ジに個点であった更加る多ピン化を実現した例復計止 型本家体装度の提供を可能としたものである。

【四面の原本な数据】

【節1】実施例の解除別入型単連弁数数の数域が断密及 び質能視時間

【韓2】 其其何のリードフレームの平面図

【日3) 大気外のリードフレームの製造工芸芸


【聞る】大気外の旅跡対止型年頃井底駅の製造工製図


【回 5 】 実発的のリードフレームに絶及技能材を辿りつけた状態の平面図

(持年の豆味)

301

(MA ON	. 45)
30 1 0 0	机器对价图本理算数据
1 0 1	. 单程作象子
101A	菓子部 (パッド部)
102	リード書
102A	- MEETE
1 0 2 B	外部独产部
102C	な吹り一ド盤
103	ワイナ
. 104	路路顶着村
105	. 医放射
106	平田(ペースト) からなるガ
车框	
200	リードフレーム
2 0 3	八水井子部
202	为意能干酪
203	ひたリードロ
2 0 ◀	建 森 彝
2 0 5	5 P B
300	リードフレーム 単材





Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame
Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

5

15

20

- 1. A resin encapsulated semiconductor device comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:
- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or OFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

[MEANS FOR SOLVING THE SUBJECT HATTERS]

5

10

15

20

2.5

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a 25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure Logether, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

,20

25

The second second

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

10

15

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate above mentioned the resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

25

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frane portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and reference numeral the 100 the resin 1B, denotes encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encepsulate, 106 outer electrodes made of solder respectively. (paste), encapsulated The resin semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead The outer terminal portions 102B of the portion 102C. leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are 101. arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

25

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou'er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

10

15

20

25

mentioned above, the resin As encapsulated device according to the semiconductor illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above montioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor In terms of productivity, however, the etching device. conducted for process is lead frame units corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

8-145000

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in OFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.